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Abstract
Small-sized SMD current sensor ICs offer a cost effective solu-
tion for several current sensing applications utilizing standard 
printed circuit board (PCB) technology. The key to measure-
ment-range scalability is to use a current rail external to the 
sensor package instead of being an integral part of the pack-
age. However, state of the art PCB mounting processes show 
assembly tolerances, which may cause several percent of error 
in the sensitivity. Such level of errors is usually not tolerable 
by the electronics manufacturers, so the best they can do is 
a final End-Of-Line (EOL) calibration after mounting, where 
specific current levels need to be set accurately and forced 
through the device. This paper presents the idea of compen-
sation of assembly tolerances as a potential counteraction 
already on IC-level. The method itself is based on additional 
sensing-elements integrated onto the die beside the main ones: 
their signals are combined with the main sensor signals to get 
the compensated current signal. Adopting this principle, the 
costly and time-consuming EOL calibration can be abandoned 
resulting in increased IC-product value.
Keywords
assembly tolerance, current rail, current sensor, electromag-
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1 Introduction
The measurement of electric current is a technical problem 
that emerges in various applications from battery management 
to electric machine control, or in safety critical subsystems as 
over current monitoring. Two main kinds of current sensing 
methods exist: 
The direct method is based on Ohm`s law, and converts the 
current into a voltage value using a shunt resistor in the current 
path. In [1] a basic system on chip architecture with integrated 
shunt and ADC is introduced. 
Indirect current sensing makes use of the magnetic field of 
the current. Hall-effect sensors and magnetoresistive sensors 
can be applied to produce a voltage signal proportional to the 
magnetic field of the current, and this way to the current itself 
(Ampere`s law, Biot-Savart law). If the magnetic field of the 
current is directly measured, we speak of open-loop current 
sensing, and if this field is zeroed by a compensation feedback 
loop, the current sensor is called closed-loop. While the tech-
nics mentioned up to now are all capable of measuring both 
AC- and DC-currents, current transformers like the classical 
Rogowski-coil, work only with AC-currents, being sensitive to 
the change of the field over time (Faraday`s law). Only the indi-
rect current measurement methods offer the advantage of gal-
vanic isolation between the application circuit and the sensing 
circuit, which is very important in case of high voltage applica-
tions. To increase the magnetic field amplitude crucial for the 
indirect current sensing methods usually magnetic concentra-
tors or cores are applied. One can find a good summary of the 
afore-mentioned methods in [2].
Coreless Hall-based magnetic current sensor-ICs have 
become widespread in several application fields like power 
metering, electric power steering, motor control, industrial and 
consumer inverters. They require a primary current conductor, 
i.e. a current rail either as the part of their leadframe or the PCB 
and one or more Hall-effect sensing elements fabricated on the 
Si-chip together with a signal processing circuit. Having the 
Hall-probes on both sides of the current rail, makes it possible 
to eliminate the homogen part of the external background mag-
netic field by signal difference building. Advanced spinning and 
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chopping techniques are used to minimize measurement offset. 
Since the sensitivity of Hall-devices is strongly temperature 
dependent, on-chip temperature compensation is necessary. The 
chip is typically isolated from the current rail, the potential of 
which might reach several kV-s [3]. Unlike current sensors with 
field concentrators, they offer the advantages of reduced cost 
and size, which are critical factors in the automotive arena, and 
since lacking all kinds of soft-magnetic cores, they show virtu-
ally no hysteresis-effects. The effective measurement range of 
current sensor-ICs is primarily limited by the current rail:
∆T R R Ij th CR eff= ⋅ ⋅
2
where  ∆Tj [K]  is the junction-temperature difference rela-
tive to the ambience caused by self-heating of the current rail,
Rth [K/W]  is the thermal resistance between the hot spot and the 
ambience,  RCR [Ω]  is the current rail resistance and  Ieff [A]  is 
the effective value of the primary current flowing through the 
current rail, which we want to measure. On the other hand, to 
reach an acceptable signal to noise ratio beside a specific current 
range, the current rail is narrowed down in the proximity of the 
sensing element(s) to maximize the magnetic field. According 
to the Biot-Savart Law:
B r J r r r'
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where  B(r)[T]  is the magnetic induction vector in the point 
defined by the  r[m] position vector,  µ0[Tm/A]  is the vacuum 
permeability and  J(r’)[A/m2]  is the current density vector at 
position r’. Consequently the sensor designer faces a typical 
trade-off scenario, normally leading to lower resistance values 
for higher current ranges. In case of internal current rail solu-
tions, the package already determines the available current han-
dling capability. Exclusively the concept of an external current 
rail enables the scalability in measurement range. In practice it 
means, that the sensor-IC is soldered onto the PCB, while the 
external current rail is realized as Cu-traces of the PCB on the 
top Cu-layer, and depending on the range, additionally in the 
internal Cu-layers, underneath the sensor-package. Standard 
PCB technology is applicable up to 50 Arms, while above 100 
Arms power PCBs or other kinds of high current boards with 
copper thicknesses up to several mm-s come into play.
The remainder of the paper is structured as follows: Section 2 
describes the technical problem to be solved, i.e. the sensitiv-
ity error sources. In Section 3 the general idea of the compen-
sation of vertical tolerances using vertical Hall-cells is shown 
assuming the example geometry in Section 2. In Section 4 we 
present the effectiveness of such compensation by carrying out 
a numerical optimum search, considering both lateral- and ver-
tical tolerances. Section 5 proposes two different implementa-
tion alternatives fitting to different application scenarios.
2 Effect of assembly tolerances on sensitivity
Let`s consider the following current sensing arrangement of 
Figs. 1a, 1b: The external current conductor is a long, straight, 
w=1.7 mm wide, h=0.1 mm thick current trace of copper on a 
PCB. Two Hall-plates are located on the surface of a silicon die 
in a lateral distance of dHall=2.3 mm from each other. The die 
is attached to the bottom of a die-paddle with orientation face-
down in a TDSO-16 plastic encapsulated package. This package 
is soldered onto the PCB so, that the Hall-plates are positioned 
symmetrically left and right above the edges of the current trace. 
The nominal vertical distance between the Halls and the current 
rail`s middle layer is zHall=0.25 mm (Table 1). Since the vertical 
differential magnetic field is measured, the homogeneous por-
tion of the external magnetic disturbances is suppressed [3]. At 
low frequency for the vertical component of the magnetic field 
in the test point (x,y,z), assuming xtrace=ztrace=0 conductor posi-
tion, and neglecting the effect of the trace thickness, we get:

























































where  Bz (x,z)[mT]  is the vertical magnetic field component 
at coordinates x[mm] and z[mm], I[A] is the primary current, 
w[mm] is the width of the current rail.
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Table 1 Model Parameters
Description of parameter Symbol Value
Width of current trace on the PCB w 1.7 mm
Thickness of current trace on the PCB h 0.1 mm
Spacing of Hall-plates on sensor chip dHall 2.3 mm
Vertical distance between Hall-plates and
the middle layer of the current trace
zHall 0.25 mm
The differential Hall-signal assuming nominal sensor-IC 
position is given by:






























where U mVz diff
nom
, [ ]  is the nominal differential lateral-Hall volt-
age signal, SHall
lat mV
mT[ ]  denotes the sensitivity of a lateral Hall 
device related to the magnetic field including preamplification, 
and B mTz diff
nom
, [ ]  is the nominal differential vertical magnetic 
field. In reality the positioning suffers from several tolerance 
issues. Package manufacturing tolerances, like chip attach 
positioning errors, have no effect on measurement sensitivity, 
because each sensor receives a basic calibration at the sensor IC 
manufacturer EOL. Note also that Hall plates exhibit an amount 
of mismatch due to standard deviation in thickness, tempera-
ture gradient across the chip and mechanical stress gradient 
across the chip. It is possible to compensate for this mismatch 
by a wire-on-chip (WOC) at the electronics manufacturer.
Fig. 2 Side-view drawing of a package with gull-wing interconnects showing 
±50 µm co-planarity error due to varying lead stand off
Main tolerance aspects originate from pick & place accuracy 
of standard SMD mounting equipment, co-planarity of pack-
age interconnects to board (e.g. gull-wing leads), solder amount 
during package mounting onto PCB causing stand-off toler-
ances, and depending on PCB design, potential Cu-layer versus 
solder-resist offsets. Additionally these tolerances can be caused 
by package movement during soldering process. In total the 
mounting tolerances sum up to state of the art ±50 µm position 
accuracy in all three directions and ±1.0° rotational tolerance 
around all three axes as typical scenario. Let`s consider now 
each of these six potential positioning errors one-by-one.
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0  as well, or simply put, a ∆y shift has no 
influence on the signal. There might be a significant contribu-
tion from position-uncertainties along the x-axis, i.e. laterally 
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z diff,  gra-
dient is clearly and strongly negative. This effect is relatively 
easy to understand intuitively: by elevating the Hall-elements 
away from the trace, with the height they sense smaller fields, 
which additionally point more to the x-direction, so the z-com-
ponent shrinks quickly. 
Next we take the α, β and γ rotational tolerances around the 
x, y and z axes respectively.
A worst case rotation of  α=±1° around the x-axis doesn`t 
change the position of the lateral Hall-elements, only their ori-
entation, and since  By = 0, such a rotation decreases the sensed 
magnetic field component normal to the chip surface with a 
factor of  cos α = 0.99985 , i.e. with a negligible 0.015%.
A  γ  rotation around the z-axis is equivalent to a suitable  ∆dγ 
change of the Hall-spacing. A typical worst case rotational toler-
ance of  γ = ±1.0° results in  ∆dγ = dHall ∙ (cos γ − 1) = − 0.35 μm , 
which is also negligible.
A β rotation decreases the Hall-spacing in the same way as 
γ, and the sensed portion of Bz similarly to α. Additionally due 
to a β rotational tolerance, the Bx lateral fields are also seen by 
the single lateral Hall-cells, but their effect gets cancelled by 
the differential measurement. Finally the vertical movements 
of the two Hall-plates caused by β are opposite, so there is no 
change in the differential signal in the first order to that end 
either, as long as perfectly matched Hall-cells are considered. 
Consequently we can focus on the effect of two translational 
tolerances in the following, namely that of ∆x and ∆z:
U x z
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where  Uz,diff [mV]  is the differential lateral-Hall voltage signal, 
and  Bz,diff [mT]  is the differential vertical magnetic field. 
Numerically evaluating (5) based on (3) we get ±4.78% 
sensitivity change for ±50 µm vertical and lateral tolerance 
relative to nominal position, or 2.81%RMS assuming uniform 
probability distribution of the tolerances. (Fig. 5) The dominant 
portion of the sensitivity change is associated with the vertical 
tolerance as shown by the results, while the second order effect 
of lateral movements looks negligible for the first glance, but 
later they will prove to be significant. 
Such levels of sensitivity errors are unacceptable in most 
current sensing applications, let alone other sensitivity error 
contributors like temperature, stress and lifetime drifts. Since 
the standard deviation in sensitivity is caused by the PCB-
mounting`s process variations, as a fundamental consequence, 
(4)
(5)
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the compensation must be based on measurements after the 
assembly. State of the art solution to this problem is EOL cus-
tomer-calibration, as highlighted by official IC-manufacturer 
recommendations in [4] and [5]. The calibration procedure 
means increased production time and costs to the customer.
3 Compensation principle of vertical position 
tolerances
As discussed by [6], the magnetic sensitivity of such devices 
shows a dependence on the direction of the sensitive plane rel-
ative to the crystal orientation and field amplitude. However, 
this anisotropy is only significant over 100 mT, well beyond 
the typical 20-30 mT full scale range of coreless Hall-based 
current sensors. 
In [7] the authors describe vertical Hall devices and state of 
the art techniques to minimize offset and 1/f noise (spinning 
and chopping), optimize SNR by current biasing (stacking) and 
analog precompensation of the sensitivity`s stress dependence 
due to the Piezo-Hall effect. 
In [8], the performance of vertical Halls in series is ana-
lyzed. With such connections higher SNR and a lower residual 
offset and current consumption is achievable.
In [9] the authors discuss symmetrizing circuit-techniques to 
reduce the relatively large raw offset, and at the same time the 
residual offset (after-spinning) of vertical Halls.
Two of the vertical Halls shall be located directly next to the 
original two differential-bridge Hall-cells on the left and right 
side of the current rail, the third one in the center.
The basis of the compensation scheme for vertical position 
tolerances is to measure the lateral Bx magnetic field compo-
nents in specific points, in addition to the vertical Bz compo-
nents, to gain information regarding the actual height. To that 
end we fabricate additionally three matched vertical Hall-plates 
on the same die, which are sensitive to magnetic fields in the 
lateral x-direction.
Fig. 3 Additional vertical Halls to compensate for ∆z tolerances
Based on (3) and (4) one can show that  Uz,diff  is background 
field compensated and with a good approximation a linear 
function of  ∆z:




C, ,, ,0 0 1 1∆ ∆ ∆z z( ) = ⋅ ( ) ≈ ⋅ − ⋅( ) ⋅ R z PI, ⋅
where  IP[A]  is the actual value of the primary current,  kCR,z 
[µT/A] and c1[1/m] are geometry constants of the whole arrange-
ment representing the linear decline of  Bz,diff  over  ∆z. Further 
assembly tolerances like  α,  β,  γ,  ∆x  and Hall-plate magnetic 
sensitivity mismatch do not affect  c1  up to the first order.
For  ∆z = 50 μm  one gets  c1 ∙ ∆z  = 4.78%  and  kCR,z = 
193.0 μT/A  for the system according to Table 1. In the follow-
ing we look for a method how to reduce this error of about 5% 
down to a few tenths of a percent.
The lateral magnetic field component for low frequency cur-
rents is given by:




































































where Bx(x, z) [mT] is the lateral magnetic field component at 
coordinates x[mm] and z[mm]. The signal representing the differ-























CR x PS c z k I0 1 2∆ ∆z( ) ≈ ⋅ − ⋅( ) ⋅ ⋅
where  Ux,diff [mV]  is the differential vertical-Hall voltage sig-
nal, SHall
ver mV
mT[ ] is the sensitivity of a vertical-Hall device related 
to the magnetic field including preamplification,  Bx,center [mT], 
Bx,left [mT], Bx,right [mT]  are the lateral magnetic induction 
vectors above the center of, left, and right to the current rail 
respectively (see Fig. 3),  kCR,x [µT/A]  and  c2[1/m] are geom-
etry constants of the whole arrangement representing the linear 
decline of  Bx,diff   over ∆z.  c2  is independent of other assembly 
tolerances and magnetic sensitivity mismatches with a good 
approximation.
Considering  ∆z = 50 μm , one gets  c2 ∙ ∆z  = 9.10%  and 
kCR,x = 235.6 μT/A  for a system described in Table 1. So  Ux,diff 
is roughly double as sensitive to variations in vertical spacing 
than  Uz,diff .
Consequently it shall be possible to construct a practically 
∆z-invariant linear combination of the two background-inde-
pendent signals, which is obviously still a proportional repre-
sentative of the primary current:
U m U Ucomp z diff x diff0 0 0, , ,, ,∆ ∆ ∆z z z( ) = ⋅ ( ) − ( )
Based on (6) and (8) we can write:
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We can assume  S SHall
ver
Hall
lat=   for simplicity, since both chan-
nels include an amplification stage. (On the other hand the 
exact ratio of the two sensitivity values doesn`t influence the 
compensation method in essence, only a scaling factor needs to 
be applied.) The required m multiplication factor to eliminate 
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 ⋅ = ⋅ mp PI⋅
where  Ucomp [mV]  is the compensated differential Hall volt-
age signal,  kCR,comp [µT/A] is the compensated transfer rate. 
It is important to note, that with our example arrange-
ment described in Table 1. the signal will correspond to 
k k T ACR comp CR x
c
c, , .= ⋅ −( ) =2
1
1 210 3µ , which means we do not 
lose, but gain sensitivity compared to the vertical differential 
measurement principle, as  kCR,comp > kCR,z (See Fig. 4)
Fig. 4 Compensation of the vertical positioning error by linear combination of 
the x- and z-differential signals
4 Numerical evaluation of the compensation principle
In Figure 5 we see the initial sensitivity error in the function 
of the ∆z and ∆x tolerances, discussed already in Section 2.
Next we check the accuracy of the compensation precisely. 
One can evaluate the above described method using the follow-
ing formula:
U m U Ucomp z diff x diff∆ ∆ ∆ ∆ ∆ ∆x z x z x z, , ,, ,( ) = ⋅ ( ) − ( )
In the exact calculation (3), (5), (7) and (8) are applied.
The optimal  m = 2.31  compensation coefficient was found 
by numerical optimum search in Matlab, targeting the smallest 
possible RMS-error of sensitivity for our model case. This is the 
same result as in (11), although this time second order effects 
both over the x- and z-axis were also considered. The sensitiv-
ity error after compensation decreases to an acceptable level 
of 0.30%RMS spreading between −0.78% and 0.72% over the 
±50 µm tolerance ranges which is shown by Fig. 6. Although 
the ∆x-dependence of the initial error is seemingly negligible 
(see Fig. 5), in the residual error it plays an equal role com-
pared to the ∆z-dependence.
Fig. 5 Initial sensitivity error for ∆x=∆z=±50 µm
Fig. 6 Residual sensitivity error for ∆x=∆z=±50 µm
This error comes from the fact that the compensation is 
purely linear and the nonlinearity of the signals versus vertical 
distance lead to additional errors, just like the signal depend-
ence on lateral displacements. Anyhow at the end we can speak 
of a roughly 6-fold error reduction.
Moreover it is important to note, that unlike the initial error 
the residual sensitivity error doesn`t scale linearly with the tol-
erance range enabled by the mounting process, but decreases 
in a quadratic way in accordance with the saddle-surface char-
acteristic when the positioning precision is improved. In case 
of an enhanced ±25 µm positioning precision we get an initial 
±2.42% error (Fig. 7), while after compensation the residual 
error will be as low as ±0.18% (Fig. 8). This corresponds to an 
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Fig. 7 Initial sensitivity error for ∆x=∆z=±25 µm
Fig. 8 Residual sensitivity error for ∆x=∆z=±25 µm
5 Implementation alternatives
There are two possible approaches to exploit the above 
described principle. For both implementation alternatives the 
auxiliary vertical Hall devices need to be integrated onto the 
silicon, as depicted by Fig. 3. The difference signals defined by 
(6) and (8) are best to synthesize in the analog domain, using 
amplifiers preceding the A to D conversion. The linear combi-
nation of the vertical- and lateral difference signals in (9) and 
(13) shall be realized by a DSP, while the  compensation-factor 
is a tunable EEPROM-parameter and fits the specific appli-
cation layout. It is important to note, that the sensitivity mis-
matches between the Hall-elements, and their offsets must be 
calibrated for at 0 hour by the IC-manufacturer.
In the first variant the compensation happens continu-
ously, “in situ” during operation over the lifetime of the IC. 
In this case, should any change in the vertical position happen 
after assembly, due to swelling from humidity or mechanical 
deformation, their effect on the sensitivity gets immediately 
compensated. The sensitivity- and offset drifts over lifetime 
especially that of the vertical Halls might limit the accuracy of 
the compensation. A typical +1% drift in the sensitivity to the 
Bx fields for instance, turns into −1.1% drift in the combined 
signal. Another disadvantage of this method is the additional 
current consumption of the vertical Halls. 
Consequently a second approach might be also desirable for 
several practical cases. Here  Ucomp  is measured at “0 hour” 
only along with  Uz,diff  right after the assembly process at the 
PCB-manufacturer, by applying an arbitrary current level. 
At this time point the lifetime drifts of the Hall-cells shall be 
negligible, so  Ucomp  really reflects the expected sensitivity 
times the applied current. After storing the    r = Ucomp  ⁄ Uz,diff  =
m − Ux,diff  ⁄ Uz,diff    ratio in an EEPROM, it can be used as a sim-
ple multiplicative correction factor to  Uz,diff  by the DSP later 
on, while the vertical Halls can be switched off for the remain-
ing lifetime of the product. With this technique we eliminate 
the undesirable effects of the vertical Halls` lifetime drifts on 
the compensated signal, as well as their current consumption. 
Note that  bears the required position correction information 
regarding the vertical signal right after the soldering, and no 
further displacements will be tracked afterwards.
6 Conclusion and outlook
In case of internal current rail current sensors the current 
handling capability is fundamentally limited by the package 
itself. On the other hand external current rail current sensing 
offers the flexibility with respect to the current measurement 
range of the sensor. For a typical differential Hall-based cur-
rent sensor IC application with external current rail, an approx-
imately 5% assembly tolerance related sensitivity error can be 
decreased below 1% based on the above described compensa-
tion principle. The compensation method has a vertical position 
invariant combination of vertical- and lateral magnetic field 
signals in its focus. The solution doesn`t come free and costs 
of course additional chip area, complexity and, on top for the 
first variant, more current consumption. In case of a practical 
implementation the errors inherent to the compensation circuit, 
as offset- and sensitivity drifts over lifetime, must be carefully 
analyzed, just like the possible chip displacements over life-
time. In the present article two ways of realization were pro-
posed to effectively tackle these challenges.
Nomenclature
r  position vector [mm]
x,y,z  Descartes-coordinates [mm]
∆Tj  junction-temperature difference relative to   
  ambience [K]
Rth  thermal resistance between hot spot and   
  ambience [K/W]
RCR  current rail resistance [Ω] 
Ieff  effective primary current [A]
IP, I  actual primary current [A]
J  current density vector [A/m²]
µ0  vacuum magnetic permeability [Tm/A]
B  magnetic induction vector [T]
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Bx  x-component of the magnetic induction
  vector [mT]
Bx,center x-component of B above the center of the   
  current rail [mT]
Bx,left  x-component of B on the left side of the
  current rail [mT]
Bx,right  x-component of B on the right side of the   
  current rail [mT]
By  y-component of the magnetic induction
  vector [mT]
Bz  z-component of the magnetic induction
  vector [mT]
Bx diff
nom




,   nominal differential vertical magnetic field   
  [mT]
Bx,diff  differential lateral magnetic field [mT]
Bz,diff  differential vertical magnetic field [mT]
SHall
lat   sensitivity of a lateral Hall device
  related to the magnetic field including
  preamplification [mV/mT]
SHall
ver   sensitivity of a vertical Hall device
  related to the magnetic field including
  preamplification [mV/mT]
Uz diff
nom
,   nominal differential lateral-Hall
  voltage signal [mV]
Ux,diff  differential vertical-Hall voltage signal [mV]
Uz,diff  differential lateral-Hall voltage signal [mV]
Udiff
comp  compensated differential Hall voltage signal  
  [mV]
kCR,x  lateral magnetic field transfer rate [µT/A]
kCR,z  vertical magnetic field transfer rate [µT/A]
kCR,comp compensated magnetic field transfer rate   
  [µT/A]
c1,c2  geometry factors without unit
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